Biden

when

Chinese scientists have developed a new ultra-thin semiconductor material that is said to help create speedy and more energy-efficient microchips. These chips will power artificial intelligence applications on devices.
The new semiconductor material is only 0.7 nanometers thick. The fabrication method was developed by a team led by Zhang Guangyu of the Chinese Academy of Sciences and Liu Kaihui from Peking University, according to a <a href="https://www.scmp.com/news/china/science/article/3271376/chinese-method-making-ultrathin-semiconductors-could-lead-faster-microchips#:~:text=ChinaScience-,Could%20this%20way%20of%20making%20ultra,semiconductors%20lead%20to%20faster%20microchips%3F&amp;text=Chinese%20scientists%20have%20produced%20an,and%20more%20energy%2Defficient%20microchips." rel="noopener noreferrer nofollow" target="_blank">report</a> by South China Morning Post. The new chips are expected to boost power for on-device artificial intelligence applications.
<h3 class="wp-block-heading" id="chinese-scientists-used-2d-material-to-replace-silicon-for-ai-chips">Chinese scientists used 2D material to replace silicon for AI chips</h3>
The researchers have addressed a major hurdle in reducing the size of the traditional silicon chips. As electronic devices are shrinking in size, traditional computing chips hit their physical limits that affect their performance.&nbsp;
Also read: <a href="https://www.cryptopolitan.com/biden-funds-virtual-semiconductor-modeling/" rel="noopener noreferrer nofollow">Biden funds virtual semiconductor modeling hub</a>
The Chinese scientists worked on two-dimensional transition-metal dichalcogenides (TMDs) as a possible alternative to traditional silicon. The difference in thickness of the material is quite significant as TMD is 0.7 nanometers compared to 5 to 10 nanometers of silicon.
An additional benefit is that TMD-based chips consume less power, and their electron transport properties are better than those of silicon. This makes them a better choice for extremely scaled-down transistors for next-generation photonic and electronic chips.
Impure crystals are often created during traditional fabrication because atoms are assembled layer-by-layer on a substrate. For the sake of understanding, it can be said that the process is the same as building a wall with bricks, Kaihui told news agency Xinhua. He said,
“This is due to uncontrollable atomic arrangements in crystal growth and the accumulation of impurities and defects.”
<h3 class="wp-block-heading" id="a-fingernail-size-chip-will-have-more-computing-power">A fingernail size chip will have more computing power</h3>
The team positioned the first layer of atoms on the substrate during the process, as is done in a traditional process. The difference was made by placing subsequent atoms between the crystal’s first layer and substrate.
The new technique is called “grow at interface,” which ensures that properties of structure of each individual crystal layer are perfectly dictated by the substrate below it. This also helps in preventing the accumulation of defects at one point and enhances structural precision.
Also read: <a href="https://www.cryptopolitan.com/us-and-eu-utilize-ai-in-search/" rel="noopener noreferrer nofollow">US and EU utilize AI in search for alternatives in semiconductor manufacturing</a>
According to the information on Peking University’s website, the study achieved a crystal layer formation rate of 50 layers per minute. The technique was able to create a maximum of 15,000 layers.
The university said that the atomic alignment in each layer is precisely managed and perfectly parallel to each other. The crystals created were made of materials that were of international standards, such as molybdenum disulfide, niobium disulfide, and a few others. All these materials were in accordance with global standards for integrated circuit materials, said the researchers.
Liu said that these 2D crystals, when used with other materials for transistors, have the ability to improve chip integration. The density of transistors can be substantially increased to boost computing power and that on a microchip the size of a fingernail.

Chinese scientists adopt new technique to create faster microchips for AI devices

Table of Contents

Cryptopolitan_News

Other articles published on Jul 23, 2024

A Bullish Pattern Under Formation, Will TIA Skyrocket To $21?

Multipool Secures Strategic Investment from Industry Giant Kronos Research

Ondo Finance Integrates USDY with Injective Ecosystem

Breaking: Hamilton Lane Launches Private Credit Fund On Solana

BTC Distribution, High Yields on Fraxtal, 140% APR on swETH/ETH Pair, and More

Hamilton Lane Launches Private Credit Fund on Solana Blockchain

Join our free newsletter for daily crypto updates!